

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
SEC.626

Total Pages in this Submission  
3

## TO THE ASSISTANT COMMISSIONER FOR PATENTS

Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**METHOD FOR FABRICATING A CAPACITOR**

and invented by:

KANG, Seung-Dong  
KO, Chang-seog  
LEE, Seung-Jin  
LEE, Kyoung-Bok

jd518 U.S. PTO  
09/275808  
03/25/99

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

### Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 17 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications (if applicable)
  - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
  - d. ☐ Reference to Microfiche Appendix (if applicable)
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings (if drawings filed)
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
SEC.626

Total Pages in this Submission  
3

## Application Elements (Continued)

3. ☒ Drawing(s) (when necessary as prescribed by 35 USC 113)
- a. ☒ Formal                      Number of Sheets 4
- b. ☐ Informal                      Number of Sheets \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☒ Newly executed (original or copy)                      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer Program in Microfiche (Appendix)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (identical to computer copy)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8. ☒ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(B) Statement (when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449                      ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing
- ☐ First Class                      ☐ Express Mail (Specify Label No.): \_\_\_\_\_

# UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
SEC.626

Total Pages in this Submission  
3

## Accompanying Application Parts (Continued)

15. ☒ Certified Copy of Priority Document(s) (if foreign priority is claimed)


16. ☐ Additional Enclosures (please identify below):

## Fee Calculation and Transmittal

### CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	15	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	3	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$760.00
OTHER FEE (specify purpose) ASSIGNMENT RECORDAL FEE					\$40.00
TOTAL FILING FEE					\$800.00

- ☒ A check in the amount of **\$800.00** to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0238** as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

  
Raymond C. Jones  
Reg. No. 34,631

Dated: March 25, 1999

Jones, Volentine, Steinberg & Whitt, LLP  
12200 Sunrise Valley Drive, Suite 150  
Reston, VA 20191

Tel. No. (703) 715-0870

cc:

## METHOD FOR FABRICATING A CAPACITOR

### Field of the Invention

The present invention relates to a method for fabricating a capacitor, and more particularly to a method for fabricating a storage electrode of a capacitor.

### Background of the Invention

Recently, various methods of increasing a surface area of a doped silicon or polycrystalline (poly) electrode plate capacitor to increase capacitance have been suggested. A method of forming hemispherical grain (HSG) poly on a lower conductive layer pattern of a capacitor is extensively utilized. Since a surface formed with HSG has a three dimensional alternating concave-convex structure, the effective surface area is increased and consequently capacitance is increased when the surface formed with HSG is utilized as a capacitor electrode.

There are two methods of forming HSG on a capacitor electrode. One method is a blanket HSG forming method whereby HSG is deposited over an entire surface which includes oxide insulator portions and lower conductive layer patterns of the capacitor electrode and then etching back the HSG down to the oxide insulator. The other method

SEC.626

is a selective HSG forming method of forming the HSG only on the conductive layer patterns of the capacitor.

In the blanket HSG forming method, a problem encountered is that the practical capacitance is reduced when part of the HSG on the conductive layer patterns of the capacitor electrode portions are also etched during the HSG etch back step. As such, the blanket HSG forming method is not used as often as the selective HSG forming method.

Figs. 1A-1C are flow diagrams which show process steps of a prior art technique for forming HSG selectively on the surface of the conductive layer pattern of the capacitor in a reacting chamber.

The method comprises the steps of filling in a contact hole formed in an oxide layer 12 formed on a semiconductor substrate 10 with silicon to form the conductive layer pattern of the capacitor 14 (Fig. 1A), introducing a reacting or source gas into the reacting chamber to form HSG nuclei 16 on the surface of the conductive layer pattern 14 (Fig. 1B), and growing the HSG nuclei 16 to form an HSG layer 16a (Fig. 1C).

The selective HSG forming process is generally performed in a cold or warm wall type reacting chamber since a selectivity loss margin (the undesirable lateral encroachment of HSG formation into an area outside of the patterned area) is the lowest.

In a cold wall type reacting chamber, an internal wall of the chamber is maintained at a temperature of about 10°C to 20°C by flowing cooling water along an internal wall

SEC.626

to prevent any reacting gas from depositing any particulate on the inner surface of the internal wall. A warm wall type reacting chamber is comprised of a quartz wall surrounding a silicon carbide susceptor, and may be at a temperature between 200°C to 500°C. The source gas introduced into the reacting chamber is typically pre-heated.

5 Fig. 2 is a graph which illustrates the relationship between an internal temperature and time in a reacting chamber in the prior art method of forming an HSG layer on the conductive layer pattern of the lower capacitor electrode in a cold wall type reacting chamber. Referring to Fig. 2, the method is divided into two steps, each step being performed at a distinct period of time. A first step stabilizes the temperature during a processing time (or interval) T1 and a second step forms the HSG. During a first time interval T1, the source gas is introduced into the reacting chamber to grow HSG on conductive layer patterns on the substrate. Once the internal temperature of the chamber has settled, the HSG layer is formed during a time interval T2.

15 Although the cold wall type reacting chamber approach will form a relatively large HSG nuclei, the amount of time which is required to fabricate the HSG layer results in a relatively longer processing time compared to the warm wall type reacting chamber. A longer processing period results in lower productivity and an increase in semiconductor production costs.

Fig. 3 is a graph illustrating a relationship between temperature and time in a warm wall type reacting chamber in the prior art method of fabricating the HSG layer on a surface of the lower capacitor electrode.

Referring to Fig. 3, the method for fabricating HSG by utilizing the warm wall type reacting chamber is divided into two steps: a first step T1' involves stabilizing the temperature of the ambient and a second step T2' involves forming and growing HSG nuclei. In the step of stabilizing temperature T1', as illustrated in Fig. 3, the source gas is not initially introduced into the reacting chamber. After a temperature of the reacting chamber ambient is equal to that of the substrate and subsequently stabilized, the source gas is introduced into the reacting chamber T2' to form the HSG nuclei and grow the HSG nuclei into an HSG layer by annealing.

Because the wall of the warm wall type reacting chamber may be at a temperature in the range of 200°C to 500°C, the reaction time is shorter since the source gas is heated in the reacting chamber. However, the average grain size of the HSG layer tends to be smaller than that of the HSG layer formed in the cold wall type reacting chamber. The difference in grain size has a tremendous impact on the capacitance of the resulting capacitor. The smaller grain size formed using a warm wall type reacting chamber approach may cause the capacitance to be 10% to 20% lower than in the capacitor electrode formed in the cold wall type reacting chamber.

As a result, there exists a need for a method of fabricating a capacitor electrode with a relatively large surface area in order to increase capacitance in a relatively fast processing time to minimize production costs. Accordingly, an object of the present invention is to provide a method for fabricating a capacitor having relatively higher capacitance by enlarging an average grain size of an HSG layer formed on the lower capacitor electrode of the capacitor while not increasing the processing time and thus maintaining a low cost.

#### Summary of the Invention

In one principal aspect, the present invention is a method of forming a capacitor in a reacting chamber by forming a first HSG nuclei using a first amount of source gas while an ambient temperature stabilizes at a first temperature range (e.g., 200°C to 500°C) , forming a second HSG nuclei using a second amount of source gas once the ambient has stabilized, and annealing to form an HSG layer.

In a preferred embodiment of this aspect of the invention, the first amount (e.g., 5 sccm) of the source gas is less than the second amount of the source gas. Here, the source gas may include silicon and the internal pressure of the reacting chamber is less than  $1 \times 10^{-3}$  torr. Moreover, the ambient temperature may be stabilized by heat radiating from the substrate which is heated to a temperature between 500°C and 630°C.



In this aspect of the invention, a grain of HSG nuclei of the first HSG nuclei tends to be smaller than a grain of HSG nuclei from the second HSG nuclei (e.g., monocrystalline HSG).

In another principal aspect, the present invention is a method for depositing a hemispherical grain layer over a conductive layer pattern of a capacitor electrode on a substrate in an ambient for forming a semiconductor capacitor. A first amount of a source gas is introduced into the ambient to form a first plurality of hemispherical sections while the substrate stabilizes at a first temperature range. A second amount of the source gas is introduced into the ambient to form a second plurality of hemispherical sections over the first plurality of hemispherical sections to form a resulting structure. The resulting structure is then annealed to form the HSG layer. Here, radii of a section from the first plurality of hemispherical sections tends to be smaller than radii of a section from the second plurality of hemispherical sections. However, as is indicated above, a combination of the radii of the section from the first plurality of hemispherical sections and the radii of the section from the second plurality of hemispherical sections results in an HSG layer which tends to be larger than the HSG layer formed according to either the cold wall type prior art technique or the warm wall type prior art technique.

In yet another principal aspect, the present invention is a method for forming a capacitor electrode of a capacitor in a reacting chamber. In this aspect of the invention,

SEC.626

a first HSG nuclei are formed by introducing a first source gas into the reacting chamber while an ambient temperature stabilizes at a first temperature range and a second HSG nuclei are formed over the first HSG nuclei by introducing a second source gas into the reacting chamber after the ambient temperature has stabilized to form a resulting structure.

5 The resulting structure is then annealed to form the HSG layer of the capacitor electrode. The HSG layer according to this aspect of the present invention tends to have a larger surface area than the HSG layer formed in a single HSG nuclei formation of the prior art techniques because it is the combination of the first and second HSG nuclei which produce a larger HSG layer.

#### Brief Description of the Drawings

In the course of the detailed description to follow, reference will be made to the attached drawings, in which:

Figs. 1A, 1B and 1C are flow diagrams showing the steps of selectively fabricating an HSG layer on a conductive layer pattern of a capacitor in accordance with a prior art method;

Fig. 2 is a graph showing the relationship between temperature and time in a cold wall type reacting chamber for selectively fabricating an HSG layer on a conductive layer pattern of a capacitor in accordance with the prior art technique;

SEC.626

Fig. 3 is a graph showing the relationship between temperature and time in a warm wall type reacting chamber for selectively fabricating an HSG layer on a conductive layer pattern of a capacitor in accordance with the prior art technique;

Figs. 4A, 4B and 4C are flow diagrams showing the steps of selectively fabricating an HSG layer on a conductive layer pattern of a capacitor in accordance with method of the present invention;

Fig. 5 is a graph showing the relationship between temperature and time in a reacting chamber for selectively fabricating an HSG layer on a conductive layer pattern of a capacitor in accordance with the method of the present invention;

Fig. 6A is a photomicrograph of an HSG layer formed in accordance with the prior art technique; and

Fig. 6B is a photomicrograph of an HSG layer formed in accordance with the method of the present invention.

### Detailed Description of the Invention

The present invention is a method of fabricating a capacitor electrode having relatively higher capacitance by enlarging an average grain size of an HSG layer formed on a conductive layer pattern of a capacitor electrode. The HSG layer forming process of the present invention overcomes the uneconomically long processing time of some of the

conventional techniques of forming a large grain HSG layer while preserving the large grain size of the HSG layer. The technique according to the present invention takes advantage of a reaction chamber stabilization period to seed a first HSG nuclei and accelerate the processing time. Once the reaction chamber has stabilized, a second HSG seeding is introduced to form a second HSG nuclei and the resulting structure is annealed to form an HSG layer. The combination of the first HSG nuclei and second HSG nuclei provide a resulting HSG layer of increased HSG grain size which may be considerably greater than those formed using techniques of the prior art.

With reference to Fig. 4A, a conductive layer pattern 24 formed on a semiconductor substrate 20 with an insulating layer 22 is loaded into a warm wall type reacting chamber (not shown) while an ambient temperature of the reacting chamber stabilizes within a first temperature range (e.g., 200 °C to 500 °C ). Those skilled in the art know that the reacting chamber is typically comprised of a quartz tube surrounding a susceptor, a silicon heater, a source gas inlet and an outlet. A first amount of source gas is introduced into the reacting chamber to form a first HSG nuclei 26. Then, a second amount of source gas is introduced into the reacting chamber to form a second HSG nuclei 26a as is illustrated in Fig. 4B. After the second HSG nuclei 26a are formed over the first HSG nuclei 26, the substrate 20 is annealed to form an HSG layer 26b as is shown in Fig. 4C.

In a preferred embodiment, the first amount of the source gas is less than 5 sccm and is pre-heated to a temperature of about 35 °C prior to introduction into the chamber. The second amount of source gas is larger than the first amount. In a preferred embodiment, the second amount of source gas is in the range of 5 sccm to 20 sccm. The source gas contains silicon, for example SiH<sub>4</sub>, Si<sub>2</sub>H<sub>6</sub>, or DCS (dichlorosilane; SiH<sub>2</sub>Cl<sub>2</sub>). The internal pressure of the reacting chamber is less than 1x10<sup>-3</sup> torr during the formation of the first and second HSG nuclei. The ambient temperature may be stabilized by heating the substrate, for example, by using a silicon carbide heater to heat the susceptor that is supporting the substrate to a temperature between 500 °C and 630 °C.

The method for fabricating an HSG layer according to the present invention differs considerably from the method of fabricating an HSG layer according to the prior art technique. With reference to Figs. 1A through 1C, as described above, a prior art technique for forming the HSG layer includes a first step of stabilizing a temperature range of a substrate 10 with an ambient, before introducing a source gas into the ambient to form a plurality of hemispherical sections.

The method according to the present invention for forming the HSG layer includes introducing a first amount of a source gas into the ambient to form a first plurality of hemispherical sections while the temperature range of the substrate stabilizes, introducing a second amount of the source gas into the ambient to form a second plurality of

SEC.626

hemispherical sections over the first plurality of hemispherical sections after the temperature range of the substrate has stabilized to form a resulting structure, and annealing the resulting structure to form an HSG layer. Thus, as is readily seen, the present invention minimizes the processing time and increases the effective capacitance by forming a first plurality of hemispherical sections during the stabilization period and then forming a second plurality of hemispherical sections thereafter. Also, the processing time for forming the second plurality of hemispherical section is not as long as the HSG forming step in the prior art technique in order to achieve a desired capacitance thereof since a first HSG seeding step has already formed an initial layer HSG nuclei during the stabilization period.

In this regard, with reference to Fig. 5, the process time from stabilizing the temperature range of the substrate and forming the first plurality of hemispherical sections is defined as  $T1''$ . The process time from forming the second plurality of hemispherical sections to the formation of the HSG layer is defined as  $T2''$ . As is readily seen, the total processing time designated by  $T1'' + T2''$  of the present invention is less than the summation of processing times  $T1'$  and  $T2'$  in Fig. 3 of the method according to the prior art for a warm wall reacting chamber, and the summation of processing times  $T1$  and  $T2$  in Fig. 2 of the method according to the prior art for a cold wall reacting chamber. Processing time according to the present invention is decreased since the initial layer HSG

SEC.626

nuclei are formed during the stabilization period. As a result, compared to the prior art, an HSG capacitor electrode formed in accordance with the present invention will have a shorter processing time for achieving the desired capacitance and a larger HSG grain size for the same processing time.

5           In this regard and with reference to Fig. 6B, the HSG grain 26b formed according to the method of the present invention is larger than the HSG grain 16b formed according to the prior art method as illustrated in Fig. 6A. As a result, the HSG capacitor electrode plate formed according to the present invention will have higher capacitance.

10           While this invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of this invention.

**What is claimed is:**

1           1. A method for forming a capacitor electrode of a capacitor in a reacting chamber,  
2 the method comprising:

3           forming a first HSG nuclei by introducing a first amount of a source gas into the  
4 reacting chamber while an ambient temperature stabilizes within a first temperature range;

5           forming a second HSG nuclei over the first HSG nuclei by introducing a second  
6 amount of the source gas into the reacting chamber after the ambient temperature  
7 stabilizes within the first temperature range to form a resulting structure; and

8           annealing the resulting structure.

1           2. The method according to claim 1, wherein the second amount of the source gas  
2 is larger than the first amount of the source gas.

1           3. The method according to claim 2, wherein the first amount of the source gas  
2 is less than 5 sccm.



1           4. The method according to claim 1, wherein an internal pressure of the reacting  
2 chamber is less than  $1 \times 10^{-3}$  torr during the formation of at least one of the first HSG nuclei  
3 and the second HSG nuclei.

1           5. The method according to claim 1, wherein the resulting structure is formed on  
2 a conductive layer pattern on a substrate and the ambient temperature is stabilized at the  
3 first temperature range by heating the substrate at a temperature between  $500^{\circ}\text{C}$  and  
4  $630^{\circ}\text{C}$ .

1           6. The method according to claim 1, wherein the first temperature range of the  
2 ambient temperature is between  $200^{\circ}\text{C}$  to  $500^{\circ}\text{C}$ .

1           7. A method for depositing a hemispherical grain layer over a conductive layer  
2 pattern of a capacitor electrode on a substrate in an ambient for forming a semiconductor  
3 capacitor comprising:

4           introducing a first amount of a source gas into the ambient to form a first plurality  
5 of hemispherical sections while a temperature of the substrate stabilizes within a first  
6 temperature range;

SEC.626

7 introducing a second amount of the source gas into the ambient to form a second  
8 plurality of hemispherical sections over the first plurality of hemispherical sections after  
9 the temperature of the substrate stabilizes to form a resulting structure; and  
10 annealing the resulting structure.

1 8. The method according to claim 7, wherein the first temperature range is between  
2 500 °C and 630 °C.

1 9. The method according to claim 7, wherein radii of a hemispherical section from  
2 the first plurality of hemispherical sections are smaller than radii of a hemispherical  
3 section from the second plurality of hemispherical sections.

1 10. The method according to claim 7, wherein the first amount of source gas is less  
2 than the second amount of source gas.

1 11. The method according to claim 7, wherein an internal pressure of the ambient  
2 is less than  $1 \times 10^{-3}$  torr.

12. The method according to claim 7, wherein the source gas comprises at least one of  $\text{SiH}_4$  and  $\text{Si}_2\text{H}_6$ .

13. The method according to claim 7, wherein heat radiating from the substrate stabilizes the ambient while a temperature of the substrate stabilizes within a first temperature range.

14. A method for forming a capacitor electrode of a capacitor in a reacting chamber, the method comprising:

forming a first HSG nuclei by introducing a first source gas into the reacting chamber during a period while an ambient temperature stabilizes at a first temperature range;

forming a second HSG nuclei over the first HSG nuclei by introducing a second source gas into the reacting chamber after the period while an ambient temperature stabilizes at a first temperature range to form a resulting structure; and

annealing the resulting structure.

15. The method according to claim 14, wherein an amount of the first source gas is less than an amount of the second source gas.

Abstract of the Disclosure

A method for forming an HSG (hemispherical grain) layer on a storage electrode of a capacitor formed on a substrate is provided. The method includes a step of introducing a source gas into a reacting chamber to deposit a small amount of HSG nuclei on a conductive layer pattern of a capacitor electrode during a step of stabilizing the substrate temperature. After the substrate temperature is stabilized, a larger amount of source gas is introduced into the chamber to form additional HSG nuclei. Thereafter, a step of annealing is performed to form the HSG layer.

Fig. 1A  
(Prior Art)




Fig. 1B  
(Prior Art)




Fig. 1C  
(Prior Art)




Fig. 2  
(Prior Art)




Fig. 3  
(Prior Art)




Fig. 5




Fig. 4A




Fig. 4B




Fig. 4C




Fig. 6A  
(PRIDR ART)

16b





Fig. 6B

26b





JONES, VOLENTINE, STEINBERG &amp; WHITT, L.L.P. (1/99)

## DECLARATION AND POWER OF ATTORNEY FOR U.S. PATENT APPLICATION

(X) Original ( ) Supplemental ( ) Substitute ( ) PCT ( ) Design

As a below named inventor, I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**TITLE: METHOD FOR FABRICATING A CAPACITOR**

of which is described and claimed in:

(X) the attached specification, *or*( ) the specification in the application Serial No. \_\_\_\_\_ filed \_\_\_\_\_  
and with amendments through \_\_\_\_\_ (if applicable), *or*( ) the specification in International Application No. PCT/\_\_\_\_\_, filed \_\_\_\_\_  
and as amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the content of the above-identified specification, including the claims, as amended by any amendment(s) referred to above.

I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 (and §172 if this application is for a Design) of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

COUNTRY	APPLICATION NO.	DATE OF FILING	PRIORITY CLAIMED
KOREA	98-12562	APRIL 9, 1998	YES

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

APPLICATION SERIAL NO.	U.S. FILING DATE	STATUS: PATENTED, PENDING, ABANDONED

And I hereby appoint Raymond C. Jones, Reg. No. 34,631, Adam C. Volentine, Reg. No. 33,289, Neil A. Steinberg, Reg. No. 34,735, and Stephen R. Whitt, Reg. No. 34,753, members of the firm of JONES, VOLENTINE, STEINBERG & WHITT, L.L.P., jointly and severally, attorneys to prosecute this application and to transact all business in the U.S. Patent and Trademark Office connected therewith.

I hereby authorize the U.S. attorneys named herein to accept and follow instructions from HANA INTERNATIONAL PATENT & LAW OFFICE as to any action to be taken in the U.S. Patent and Trademark Office regarding this application without direct communication between the U.S. attorneys and myself. In the event of a change in the persons from whom instructions may be taken, the U.S. attorneys named herein will be so notified by me.

*Kindly direct all correspondence to:* **JONES, VOLENTINE, STEINBERG & WHITT, L.L.P.**  
**12200 Sunrise Valley Drive**  
**Suite 150**  
**Reston, Virginia 20191**  
**Telephone (703) 715-0870**

Full Name of 1st Inventor	FAMILY NAME KANG	FIRST GIVEN NAME Seung-Dong	SECOND GIVEN NAME
Residence & Citizenship	CITY Seoul	STATE OR COUNTRY Republic of Korea	COUNTRY OF CITIZENSHIP Republic of Korea
Post Office Address	ADDRESS 317-11, Kuro2-dong, Kuro-ku, Seoul, Republic of Korea	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 2nd Inventor	FAMILY NAME KO	FIRST GIVEN NAME Chang-seog	SECOND GIVEN NAME
Residence & Citizenship	CITY Seoul	STATE OR COUNTRY Republic of Korea	COUNTRY OF CITIZENSHIP Republic of Korea
Post Office Address	ADDRESS 2/503, YOUNGHWAGREEN VILLA, 149-48, Gasan-dong, Keumcheon-ku, Seoul, Republic of Korea	CITY	STATE OR COUNTRY ZIP CODE
Full Name of 3rd Inventor	FAMILY NAME LEE	FIRST GIVEN NAME Seung-jin	SECOND GIVEN NAME
Residence & Citizenship	CITY Busan-kwangyeokshi	STATE OR COUNTRY Republic of Korea	COUNTRY OF CITIZENSHIP Republic of Korea
Post Office Address	ADDRESS 4/3, 24, Daepyoungdong-2ga Youngdo-ku, Busan-kwangyeokshi, Republic of Korea	CITY	STATE OR COUNTRY ZIP CODE

Full Name of 4th Inventor	FAMILY NAME LEE	FIRST GIVEN NAME Kyoung-Bok	SECOND GIVEN NAME
Residence & Citizenship	CITY Kyunggi-do	STATE OR COUNTRY Republic of Korea	COUNTRY OF CITIZENSHIP Republic of Korea
Post Office Address	ADDRESS 6-53, Jangji-dong, Kwonseon-ku, Suwon, Kyunggi-do, Republic of Korea	CITY	STATE OR COUNTRY ZIP CODE

Full Name of 5th Inventor	FAMILY NAME	FIRST GIVEN NAME	SECOND GIVEN NAME
Residence & Citizenship	CITY	STATE OR COUNTRY	COUNTRY OF CITIZENSHIP
Post Office Address	ADDRESS	CITY	STATE OR COUNTRY ZIP CODE

I further declare that all statements made herein of my own knowledge are true, and that all statements on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

1st Inventor Seung-Dong KANG Date 3/22. PP  
 2nd Inventor Chang-seog KO Date PP. 3. 22  
 3rd Inventor Seung-Jin LEE Date PP. 3. 22  
 4th Inventor Kyoung-Bok LEE Date 99. 3. 22.  
 5th Inventor \_\_\_\_\_ Date \_\_\_\_\_

\*\*\*\*\*

Applicant Reference No.: IE8011-US Atty Docket No.: SEC.0626